IP design adds FFT, complex multiply, and inverse-FFT into a single Virtex FPGA; optimized for maximum system throughput or minimum FPGA resource use; gives 16-, 20-, or 24-bit resolution; compatible ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback