Business Wire

MathWorks Speeds FPGA and ASIC Verification with Universal Verification Methodology (UVM ...

NATICK, Mass.--(BUSINESS WIRE)--MathWorks today announced that HDL Verifier provides support for the Universal Verification Methodology (UVM) starting with Release 2019b, which is currently available.
Design-Reuse

Automatic C-to-VHDL testbench generation shortens FPGA development time

Verifying behavior early and often has become critical with FPGAs. Newer generations of FPGAs have gate counts that rival the largest custom ASICs of five years ago. This fact, coupled with the broad ...
Business Wire

MathWorks Speeds Up FPGA-in-the-Loop Verification

NATICK, Mass.--(BUSINESS WIRE)--MathWorks today announced new capabilities in HDL Verifier to speed up FPGA-in-the-loop (FIL) verification. The new FIL capabilities enable faster communication with ...
EDN

Firmware development kit simplifies FPGA application development

Acqiris offers a complete Firmware Development Kit (FDK) that simplifies application development on the embedded FPGA of the company’s SC240/210 streamer analyzers and AC240/210 signal analyzers. The ...
EDN

A SystemC/TLM based methodology for IP development and FPGA prototyping

With the advent of System-on-Chip technology, designs are becoming bigger in size and thus highly complex, time-to-market is becoming critical, and at the same time, RTL methodologies are generally ...