This simulation compares the behavior of a D Flip-Flop (D-FF) and a T Flip-Flop (T-FF) under the same clock input. The D-FF transfers the logic level present at its data input (D) to the output (Q) on every rising edge of the clock, making it ideal for data storage and synchronization. The T-FF, on the other hand, toggles its output state with every active clock pulse when T = 1, producing a frequency that is half of the clock frequency — making it useful in counters and frequency dividers. The